- J. Craig. Functional Verification Acceleration through the Removal of Redundant Simulation. Pending acceptance to the 44th Annual Design Automation Conference.
- N. Pratt, J. Craig, D. Jayasree, S. Jinagar. Avoiding the Pitfalls of Polymorphism. In Proceedings of the 2006 Boston SNUG Conference, September 2006.
- J. Craig, D. Powell. Effects of Specialized Clock Routing on Clock Tree Timing, Signal Integrity, and Routing Congestion. In Proceedings of the 2005 San Jose SNUG Conference, San Jose, California. March, 2005.
- J. Craig, S. Lovejoy. A Method for the Evolution of Transistor Placement in CMOS Cells. In Genetic Algorithms at the University of Illinois (IlliGAL Report No. 2001002), Urbana, Illinois. January, 2001.
|